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Abstract of the thesis presented to the Senate of Universiti Putra Malaysia in fulfillment 
of the requirements for the degree of Master of Science 
 
 
 
HARDWARE IMPLEMENTATION OF RC4A STREAM CIPHER ALGORITHM 
 
By 
ABDULLAH AL NOMAN 
January 2007 
Chairman: Roslina Mohd Sidek, PhD. 
Faculty: Engineering 
The security of sensitive information against ‘prying eyes’ has been of prime concern 
throughout the centuries. Therefore, a mechanism is required to guarantee the security 
and privacy of information. Under the existing circumstances cryptography is the only 
convenient method for protecting information transmitted through communication 
networks. The hardware implementation of cryptographic algorithms plays an important 
role because of growing requirements of high speed and high level secure 
communications. 
 
 Accordingly, in this research attempt is taken to develop a faster and reliable 
cryptographic hardware by implementing one of the stream ciphers, RC4A in hardware. 
Verilog Hardware Description Language (HDL) and top down design methodology has 
been used to design the hardware implemented in this thesis. For hardware 
implementation of the design, an Altera Field Programmable Gate Array (FPGA) device, 
EP20K200EFC484-2X from APEX family, APEX 20KE, has been used. The designed 
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hardware consumed 480 logic elements, 146 I/Os, and 10,240 bits memory. The 
hardware implementation achieved the data transfer rate of 22.28 MB/S in a clock 
frequency of 33.33 MHz. The implementation is able to support variable key lengths 
from 8 bits up to 512 bits. Unlike other stream ciphers, the proposed implementation 
generates two output streams at a time, whereas others generate only one output stream. 
So, user may use any of keystream which increase the unpredictability of the key as well 
as security. 
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Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia sebagai 
memenuhi keperluan untuk ijazah Master Sains 
 
 
PELAKSANAAN PERKAKASAN BAGI ALGORITMA ALIRAN KOD RAHSIA 
RC4A 
 
Oleh 
ABDULLAH AL NOMAN 
Januari 2007 
 
Pengerusi: Roslina Mohd Sidek, PhD. 
Fakulti: Kejuruteran 
Keselamatan terhadap kebocoran maklumat yang sensetif daripada pengetahuan pihak 
yang tidak dibenarkan menjadi suatu kebimbangan sejak berkurun lamanya. Justeru itu, 
suatu mekanisma diperlukan untuk memastikan keselamatan dan kerahsiaan maklumat. 
Kriptografi merupakan satu-satunya cara yang paling mudah untuk melindungi maklumat 
yang dihantar melalui jaringan komunikasi. Implementasi perkakasan dalam algoritma 
kriptografi memainkan peranan yang sangat penting disebabkan oleh peningkatan 
keperluan terhadap komunikasi yang berkelajuan tinggi dan tinggi jaminan 
keselamatannya.  
 
Melalui kajian ini, usaha diambil untuk membangunkan cip kriptografi yang lebih laju 
dan mempunyai kebolehkepercayaan yang tinggi melalui implementasi salah satu 
daripada aliran kod rahsia, RC4A di dalam perkakasan. Implementasi perkakasan yang 
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dicadangkan di dalam tesis ini menggunakan bahasa perihalan perkakasan dan 
metodologi rekabentuk atas bawah. Bagi rekabentuk implementasi perkakasan, Altera 
Field Programmable Gate Array (FPGA), EP20K200EFC484-2X daripada keluarga 
APEX, APEX 20KE telah digunakan. Rekabentuk perkasakan ini mengandungi 480 
elemen logik, 146 masukan/keluaran dan ingatan sebanyak 10,240 bits. Implementasi 
perkakasan ini telah mencapai kadar penghantaran data sebanyak 22.28 MB/S dalam 
frekuensi jam sebanyak 33.33 MHz. Implementasi ini mampu menyokong pelbagai jenis 
panjang kunci dari 8 bits hingga 512 bits. Tidak seperti aliran kod rahsia yang lain yang 
hanya boleh menjana satu keluaran aliran, aliran kod rahsia ini boleh menjana dua 
keluaran stream pada masa yang sama. Dengan ini, pengguna boleh menggunakan mana-
mana kekunci yang dapat meningkatkan ketidaktentuan kekunci disamping meningkatkan 
juga keselamatan.  
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HARDWARE IMPLEMENTATION OF RC4A STREAM CIPHER    
ALGORITHM 
 
ABSTRACT 
 
The security of sensitive information against ‘prying eyes’ has been of prime concern 
throughout the centuries. Therefore, a mechanism is required to guarantee the security 
and privacy of information. Under the existing circumstances cryptography is the only 
convenient method for protecting information transmitted through communication 
networks. The hardware implementation of cryptographic algorithms plays an important 
role because of growing requirements of high speed and high level secure 
communications. 
 
 Accordingly, in this research attempt is taken to develop a faster and reliable 
cryptographic hardware by implementing one of the stream ciphers, RC4A in hardware. 
Verilog Hardware Description Language (HDL) and top down design methodology has 
been used to design the hardware implemented in this thesis. For hardware 
implementation of the design, an Altera Field Programmable Gate Array (FPGA) device, 
EP20K200EFC484-2X from APEX family, APEX 20KE, has been used. The designed 
hardware consumed 480 logic elements, 146 I/Os, and 10,240 bits memory. The 
hardware implementation achieved the data transfer rate of 22.28 MB/S in a clock 
 1
 2
frequency of 33.33 MHz. The implementation is able to support variable key lengths 
from 8 bits up to 512 bits. Unlike other stream ciphers, the proposed implementation 
generates two output streams at a time, whereas others generate only one output stream. 
So, user may use any of keystream which increase the unpredictability of the key as well 
as security. 
 
Chapter 1  
 
INTRODUCTION 
 
1.1 Introduction to Cryptography 
 
The term "cryptography"("secret writing") derived from the Greek word kryptós, 
"hidden" and gráphein, "to write" is often used to refer to the field as a whole, as is 
"cryptology” (“the study of secret writing"). The study of how to circumvent the use of 
cryptography is called "cryptanalysis" or, loosely, "code breaking." The term 
"cryptology" originally designated for the "study of secret writing" for purposes of 
maintaining and/or breaching the security of "cryptography" ("secret writing"). 
 
Cryptography or cryptology is a field of mathematics and computer science concerned 
with information security and related issues, particularly encryption. Technically, 
"cryptography" refers to the use and practice of cryptographic techniques and 
"cryptology" to refer to the subject as a field of study; despite this, the term 
"cryptography" is often used to refer to the entire field. Cryptography is an 
interdisciplinary subject, drawing from several fields. Older forms of cryptography were 
chiefly concerned with patterns in language. More recently, the emphasis has shifted, and 
cryptography makes extensive use of mathematics, particularly discrete mathematics, 
including topics from number theory, information theory, computational complexity, 
statistics and combinatories. Cryptography is also considered a branch of engineering, but 
it is considered to be an unusual one as it deals with active, intelligent and malevolent 
opposition. Cryptography is a tool used within computer and network security [10, 11, 
19, and 24]. 
 
Until modern times, cryptography referred almost exclusively to encryption, the process 
of disguising a message in such a way as to hide its substance. The message or the 
original information is known as plain text. The encrypted message is known as cipher 
text. Decryption is the reverse, turning cipher text back into plaintext. A cipher  is a pair 
of algorithms which perform this encryption and the reversing decryption. A key is a 
piece of information that controls the operation of a cryptography algorithm. In 
encryption, a key specifies the particular transformation of plaintext into cipher text, or 
vice versa during decryption. For encryption, c=ek(m), where m is the plaintext, e is the 
encryption function, k is the secret key,  c is the cipher text. For decryption, m=dk(c), 
where m is the plaintext, d is the decryption function, k is the secret key, c is the cipher 
text. Encryption and decryption is presented in Figure 1.1.  
 
                        Key                                                              Key 
                         
                        
Plaintext     Ciphertext          Ciphertext    Plaintext         F F
                (a) Encryption                                              (b) Decryption 
Figure 1.1:  Encryption and Decryption. 
 
Historically, cryptography was concerned solely with encryption; that is, means of 
converting information from its normal, comprehensible form into an incomprehensible 
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